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Abstract—Leakage phenomena are increasingly affecting the
performance of nanoelectronic devices, and therefore, advanced
device simulators need to include them in an appropriate way.
This paper presents the modeling and implementation of direct
source-to-drain tunneling (S/D tunneling), gate leakage mecha-
nisms (GLM) accounting for both direct and trap assisted tunnel-
ing, and nonlocal band–to–band tunneling (BTBT) phenomena
in a multi-subband ensemble Monte Carlo (MS-EMC) simulator
along with their simultaneous application for the study of ultra-
scaled fully depleted silicon on insulator, double-gate silicon on
insulator, and FinFET devices. We find that S/D tunneling is the
prevalent phenomena for the three devices, and it is increasingly
relevant for short channel lengths.
Index Terms—Band–to–band tunneling (BTBT), direct source-
to-drain tunneling (S/D tunneling), double-gate silicon on insula-
tor (DGSOI), FinFET, fully depleted silicon on insulator (FDSOI),
gate leakage current, Multi–Subband Ensemble Monte Carlo
(MS-EMC)
I. INTRODUCTION
THE aggressive reduction of device dimensions has in-creased the importance of short-channel effects (SCEs)
and leakage mechanisms as relevant agents degrading the
device performance and leading, for example, to the loss of
gate control over the channel and the increase of the drain
influence. The variation of the threshold voltage (Vth) as the
channel length decreases is one of the main effects that needs
study, without losing sight of the fact that SCEs do not only
affect Vth but also the subthreshold characteristics contributing
to off-state current degradation.
The inclusion of additional physical phenomena is thus
required in the modeling of new technological nodes, in order
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to look for solutions to the aforementioned problems [1]–[3].
In the first place, the direct source-to-drain tunneling (S/D
tunneling) arises as a downscaling limit because electrons
experience a non-negligible probability of going through the
narrow potential barrier located between the source and the
drain [4], [5]. These electrons increase the drain current and
degrade the gate control on the electrostatic performance of
the devices. In the second place, the high electric field across
the ultra-thin gate insulator leads to the possibility of carriers
crossing the dielectric barrier, resulting in substrate-to-gate
tunneling through the thin gate oxide [2]. This tunneling
mechanism is known as the gate leakage mechanism (GLM)
and it accounts for both the direct tunneling (DT) and the trap-
assisted tunneling (TAT). In the third place, the last leakage
phenomenon modeled in this paper is related to the generation
of electron-hole pairs in the depletion region due to band-to-
band tunneling (BTBT). In this case, high electric fields across
a reverse-biased pn junction (such as the drain-to-channel
region in Fig. 1) cause significant currents to flow through the
forbidden energy barrier due to tunneling of electrons (resp.
holes) from the valence (conduction) band of the p (n) region
to empty full states in the conduction (valence) band of the n
(p) region, respectively [2].
In this paper, S/D tunneling, GLM, and BTBT models have
been implemented in a multi-subband ensemble Monte Carlo
(MS-EMC) simulator, and their effects assessed individually
as well as jointly on ultra-scaled devices. For that purpose,
the selected devices are a single gate fully-depleted silicon-
on-insulator (FDSOI) transistor, which has been recognized
as an alternative to bulk technology, and two double gate
devices: a planar double-gate silicon-on-insulator (DGSOI)
transistor and a FinFET. The additional gate increases the
electron confinement and, thus, improves the immunity of
these devices to SCEs [6]. The main difference between the
DGSOI and the FinFET is the gate orientation, which is
parallel and perpendicular to the standard wafer orientation,
respectively.
The structure of this paper is organized as follows. Sec-
tion II gives a general overview of the MS-EMC simulation
framework, describes the parameters and orientations for the
proposed devices, and provides a thorough description of the
additional simulation blocks needed for the implementation
of the aforementioned tunneling leakage phenomena. Section
III outlines the main results and their discussion. Finally,
conclusions are drawn in Section IV.
2II. METHODOLOGY
The starting point of the simulation framework is a 2-D
MS-EMC code [7], [8] which is based on the mode-space
approach [9]. The system is regarded as decoupled between
the confinement direction, where the 1-D Schro¨dinger equation
is solved; and the transport plane, where a solution of the
2-D Boltzmann transport equation (BTE) is obtained using
the Monte Carlo method (Fig. 1). Both equations are coupled
self-consistently with the Poisson Equation solved in the 2-D
simulation domain every time step tn, as depicted in Fig. 2.
This simulation scheme presents two main advantages with
respect to the full-quantum approach: the first one is its afford-
able computational time and the second one is the inclusion
of the quantum transport phenomena in a separate manner
so that they can be switched ON and OFF to check their
effect. Furthermore, despite the fact that the FinFET is a 3-D
structure, this code can properly simulate it: a 2-D description
(which assumes height much higher than thickness) can be
appropriate for a FinFET with a sufficiently high aspect ratio
[10].
Fig. 1: FDSOI, DGSOI and FinFET structures analyzed in this
paper with LG=10nm. The 1-D Schro¨dinger equation is solved
in the confinement direction for each grid point and the BTE
is solved by the MC method in the transport plane.
A. Description of the simulated devices
The simulated FDSOI, DGSOI and FinFET are schemat-
ically depicted in Fig. 1 along with their orientations. The
considered confinement direction on standard wafers changes
from (100) for both planar FDSOI and DGSOI to (01¯1) for
FinFETs, whereas the transport direction remains constant to
<011> for the three devices. The difference in the confine-
ment direction modifies the corresponding carrier transport
and confinement masses, mx and mz , respectively [11]. Table
Device Valley mx mz
FDSOI & DGSOI ∆2 mt = 0.198m0 ml = 0.916m0
(100)<011> ∆4 2mlmtml+mt = 0.326m0 mt = 0.198m0
FinFET ∆2 mt = 0.198m0 mt = 0.198m0
(01¯1)<011> ∆4 ml+mt2 = 0.557m0
2mlmt
ml+mt
= 0.326m0
TABLE I: Transport (mx) and confinement (mz) effective
masses in silicon for the FDSOI, DGSOI and FinFET devices
herein analyzed.
I summarizes the values of the masses in silicon for each
device, where ml and mt are the longitudinal and transverse
effective masses, m0 is the free electron mass, and the
subindex of ∆ represents the degeneracy factor associated with
the conduction band valley. It is noteworthy that the change
in the confinement direction alters the electron distribution,
modifying the lower energy subband from ∆2 in both FDSOI
and DGSOI transistors to ∆4 in the FinFET.
These devices have been parametrized for gate lengths
ranging from 5 to 20nm, whereas the rest of the tech-
nological parameters remains constant: a channel thickness
TSi=3nm, a SiO2 gate oxide with an equivalent oxide thick-
ness EOT=1nm, and a metal gate work function of 4.385eV.
The additional device parameters for the FDSOI device are a
back-plane with an UTBOX of 10nm and work function of
5.17eV, and back-bias polarization VBB=0V.
B. Description of the model
The flowchart of the MS-EMC simulator with the additional
blocks for the three tunneling mechanisms is depicted in
Fig. 2. It is of note that, on the one hand, S/D tunneling is
evaluated every time step tn, the same as the other blocks
involved in the generic MS-EMC loop. On the other hand, the
GLM and BTBT blocks are only executed with larger time
intervals ∆tGLM and ∆tBTBT , respectively, and therefore,
the corresponding modifications are added to the system when
these blocks finish. Fig. 2 also shows the specific stage
inside the MS-EMC loop, in which each block is triggered.
Both S/D tunneling and GLM are evaluated for each particle
after the Monte Carlo flight, whereas BTBT is calculated
after the subband profile updating. Let us now analyze the
characteristics of each tunneling leakage mechanism.
First, our S/D tunneling model calculates the probability
of traversing the potential barrier and, when that happens, it
mimics the motion of the affected electron inside the forbidden
region [12]. The physical process is described in Fig. 2 and it
starts after stochastically determining the new position of the
electron in the Monte Carlo procedure. Then, if the particle
is located near the potential barrier and its energy (Epar)
is lower than its maximum (EPB), it would either rebound
from it (experiencing backscattering) or traverse the potential
barrier via S/D tunneling. In order to decide the fraction
of electrons experiencing each phenomenon, the transmission
3Fig. 2: Flowchart of the MS-EMC simulator with the additional blocks of the three tunneling leakage mechanisms herein
implemented. x is the transport direction, z is the confinement direction, n(x, z) and p(x, z) are the electron and hole
concentrations, respectively, V (x, z) is the potential profile, Ej(x) is the subband energy, Ψj(x, z) are the subband
eigenfunctions, Sij are the scattering rates, the subscript n stands for the iteration number, ∆tGLM and ∆tBTBT are the
time steps where GLM and BTBT are calculated, respectively. In the S/D tunneling block: Epar is the particle energy, EPB is
the potential barrier energy, TWKB(E) is the transmission coefficient for an energy E using the WKB approximation, a and b
are the starting and ending points, and m∗td is the effective mass of the electron. In the GLM block: Etrap(x) is the trap energy.
In the BTBT block: CB(x,z) and VB(x,z) are the conduction and valence bands, respectively, Fe/h(x, z) are the electric fields
of electrons/holes, GBTBT,e/h(x, z) are the electron/hole generation rates, ∆pBTBT(x, z) accounts for the generated holes, and
Ne is the number of generated superparticles.
probability (TWKB) is integrated using the Wentzel, Kramers,
and Brillouin (WKB) approximation [13]. It depends on the
carrier position (starting and ending points along the transport
direction) and some specific parameters related to the tunnel-
ing phenomena, such as the transport effective mass in the
tunneling direction (which corresponds to mx in Table I) and
the band profiles. It is important to highlight in this stage that
the particle energy being involved in the tunneling process is
the total energy in the transport plane considering only the
component of the kinetic energy in the direction that faces the
potential barrier. Once the tunneling probability is known, a
rejection technique is used to determine whether the electron
will undergo backscattering or S/D tunneling. Consequently,
a uniformly distributed random number is compared to the
probability of tunneling through the barrier at a specific energy.
Eventually, the tunneling path is established considering that
electrons fly through the potential barrier during a certain
period of time, following a ballistic flight inside it, evaluated
according to Newton’s mechanics in an inverted potential
profile. The choice of this tunneling path has already shown its
accuracy when compared with a ballistic transport description
making use of the nonequilibrium Green’s function (NEGF)
formalism, especially for the degradation in the subthreshold
region [14].
Second, the GLM model has been implemented including
DT and both elastic TAT and inelastic TAT [15], [16]. The
GLM treatment inside the simulator can be divided into two
stages, as is shown in Fig. 2. The first step corresponds to the
initialization of the trap-related parameters before the Monte
Carlo iterations. In it, the number of traps is deterministically
calculated according to the oxide dimensions and the trap
density, whereas their location is randomly reckoned. The traps
are considered to be neutral with a constant capture cross
section of the order of σT =10−15cm2. Once estimated, the
trap distribution is set to be identical in the three devices for
comparison purposes.
The second stage of the GLM modeling is included inside
the Monte Carlo loops after stochastically determining the
new position of the electron as depicted in the Monte Carlo
Transport block (Fig. 2). At that moment, two possible scenar-
ios are allowed depending on the particle location: electrons
can be in the channel or trapped. For both DT and TAT, we
consider that the tunneling time of the particle inside the oxide
is negligible due to the narrowness of the dielectric layer and
the low frequency of this mechanism. On the one hand, if the
particle is located in the channel, it is indispensable to know
whether it is near the insulator interface or not. As the motion
of the particles in our 2-D MS-EMC tool is only known in the
transport direction, and considering that the simulated particles
are distributed across the whole device, the percentage of those
near the interface is estimated with respect to the total number
of particles. Then, the choice of a particle position along the
confinement direction is randomly calculated. If it is located
near the dielectric and near some trap, it can undergo either
DT or TAT, whereas if it is located near the dielectric but not
of a trap, then it can only experience DT. On the other hand,
4once the particle has been trapped, it can either return to the
channel [only if the trap energy, ETrap(x), is higher than the
lower subband energy, E1(x)], tunnel to the gate contact, or
remain in the trap. Moreover, when the electron is trapped,
its charge is dynamically included in the 2-D Poisson solution
in order to preserve the self-consistency during the following
∆tGLM .
For determining the resulting phenomena in each scenario,
the tunneling probabilities for each mechanism are calculated
making use of the WKB approximation as in the S/D tunneling
process but making use of the confinement effective mass
(mz in Table I). DT probability is directly estimated making
use of this approximation, whereas some other considerations
are needed for TAT such as the Pauli’s exclusion principle.
More details about how to calculate tunneling probabilities,
including TAT, can be found in [16], [17].
Finally, the BTBT algorithm herein implemented calculates
the nonlocal direct and phonon-assisted tunneling considering
quantum confinement effects [18]. It is based on the Kane’s
model which translates the tunneling current into suitable
generation rates [GBTBT (x,z)] for both electrons and holes. Its
implementation can be divided into several boxes as depicted
in Fig. 2. The first box corresponds to the necessary subband
corrections through the estimation of the first bound state
of the conduction [CB(x,z)] and valence [VB(x,z)] bands. If
this correction were not considered, the generated particles
could reach forbidden states implying a violation of the energy
conservation principle. The next box is related to the tunneling
path calculation, which refers to the carrier motion inside the
forbidden energy region. This paper computes the path fol-
lowing the valence band maximum gradient trajectory (Fmax)
so that the carriers move following the direction imposed by
the electric field. Moreover, this tunneling path is dynamically
modified in each simulation step according to the up-to-date
electrostatic configuration given by our MS-EMC simulator.
More details about the procedure followed to evaluate this
Fmax trajectory can be found in [18] where it is also compared
to another trajectory assumption in a silicon-based n-type
tunnel FET. After the determination of the starting and ending
points for the tunneling process, the electric field is computed
by using those two points and the distance between them. It is
important to highlight in this stage that, as electrons and holes
effectively follow independent paths, the electric field [Fe(x,z)
and Fh(x,z), respectively] for both carriers are needed.
Thereupon, both generation rates, GBTBT,e(x,z) and
GBTBT,h(x,z), are calculated as a function of the nonlocal
electric field and the updated quantized band profile. The last
step is to translate the generation rates into generated charge
so that it can be incorporated into the simulation flow. As for
holes, since they are described by a drift-diffusion approach,
a correction in their concentration, ∆pBTBT(x, z), is simply
added to account for the generated carriers. On the other
hand, a number of superparticles Ne representing electrons
are generated in the fundamental subband. The grid cell, in
which the generated superparticle emerges once it reaches the
conduction band, is calculated according to the generation rate
distribution.
The BTBT model developed in this paper represents an
improvement with respect to its previous version [18] as to
the slice selection where the charge is injected. In the prior
version, we only selected one slice and only its associated
tunneling charge, resulting from integrating the generation rate
across it, was injected in the selected slide. Therefore, we
avoided the overestimation that would result if we injected
in that slice all the tunneling charge. Nevertheless, in spite
of its accuracy, this technique still implied a certain under-
estimation since the charge corresponding to other slices was
systematically neglected. This procedure worked well as far
as the charge corresponding to the selected slice resulted
to be much higher than any of the others. However, in the
case of several slices featuring comparable charge levels, this
method needed to be refined. Thus, our improvement in this
paper consists of taking several slices and injecting in each
one its corresponding charge. We consider all those slices
fulfilling the requirement of possessing a charge level above
the 10% of the charge corresponding to the most probable
slice. Then, the superparticles are injected according to the
generation rate distribution. By doing so, we avoid selecting
those slices whose injected superparticles would have lower
weight, which in turn would increase the computational load
without providing additional insight.
III. RESULTS AND DISCUSSION
The probability of occurrence for any of the previously
mentioned phenomena depends on the specific characteristic of
each device, such as the electron distribution or the transport
and confinement effective masses. That leads to a different
number of electrons experiencing each tunneling event for the
considered devices, as shown in Fig. 3.
First, the probability of tunneling through the potential
barrier (S/D tunneling) depends on the tunneling path length,
on the potential barrier height, and on the transport effective
mass according to the WKB approximation. It is important to
highlight that S/D tunneling presents the highest number of
electrons for all the devices. If we focus on the comparison
between devices, the larger transport effective mass of the
FinFET in comparison to both SOI devices (Table I) reduces
the tunneling probability, whereas the higher and larger energy
profile of the DGSOI in comparison to the FDSOI reduces it.
As a result, for low gate voltage, the FinFET presents a lower
number of particles affected by the S/D tunneling (see Fig. 3).
Nevertheless, the number of S/D tunneling particles tends to be
very similar in the three devices as the gate voltage increases
owing to their very small and narrow potential profile.
Second, as for the GLM, larger geometrical confinement,
which tends to concentrate the charge towards the center of
the channel, produces a decrease in the number of electrons
experiencing this phenomenon. This volume inversion effect
is more significant in the FinFET for low gate biases due to
the smaller confinement mass. In general, DT is the dominant
phenomenon in the GLM for all the devices due to the small
oxide thickness.
Third, the average number of electrons generated by BTBT
depends on the generation rate calculation which is deter-
mined according to the tunneling path. Fig. 4 shows for the
5Fig. 3: Average number of electrons generated by S/D tunnel-
ing, GLM (DT+TAT), and BTBT as a function of VGS for a
gate length of 10nm and VDS=1V.
three devices some examples of tunneling trajectories whose
common feature is that they share the same ending point
in the x-direction. Notice that, for a given device, different
starting points can reach the same ending point (this fact is
illustrated by white symbols). The longer BTBT paths in the
single gate FDSOI, due to the top-bottom asymmetry in the
band curvature, decreases the generation rates compared to
the other devices. Accordingly, this device shows the lowest
number of electrons injected by BTBT see (Fig. 3). As for the
DGSOI and the FinFET, both show symmetrical trajectories
with respect to a horizontal axis at the center of the channel.
However, the longer tunneling paths in the FinFET due to
its lower potential barrier reduce the GBTBT (x, z) and, thus,
the number of generated electrons (see Fig. 3). As it can
be seen, this phenomenon only has visible influence at low
gate biases. This can be explained by the following: as the
gate bias increases, the potential barrier decreases leading to a
reduction of the BTBT probability caused by longer tunneling
paths. This is observed for the DGSOI and the FinFET (see
Fig. 3) given that for a very low VGS , the number of electrons
generated by BTBT is similar to that corresponding to TAT.
This result might be also observable for the FDSOI but for
a negative VGS owing to the aforementioned band profile
asymmetry.
The impact on the threshold voltage variation (∆Vth) of
the three phenomena, separately as well as combined, as a
function of the channel length is represented in Fig. 5. This
variation quantifies the impact of each mechanism near the
Fig. 4: Some examples of different tunneling paths estimated
using the Fmax criterion for LG=10nm for FDSOI (top),
DGSOI (middle), and FinFET (bottom) with VGS=0V and
VDS=100mV. White symbols stand for tunneling paths whose
ending point is shared with another tunneling path with dif-
ferent starting point. X=5nm corresponds to the limit between
the channel and the drain.
threshold region when the devices are scaled down. It has been
calculated as the difference between a simulation including
one or all mechanisms and another one without any tunneling
phenomenon.
Let us now analyze ∆Vth when each tunneling has been
separately simulated. S/D tunneling increases the drain current
at any drain bias due to the contribution of the particles inside
the potential barrier. In this scenario, ∆Vth is negative and it
has a higher impact for higher VDS . On the other hand, GLM
and BTBT have no influence on the threshold voltage variation
since the particles that leave the device and the generated
electron-hole pairs, respectively, are negligible in comparison
to the total particles contributing to the drain current in the
threshold region.
If we perform simulations including all the mechanisms,
we observe that S/D tunneling dominates ∆Vth for the three
devices at any drain biases, being more important as the
devices are scaled down. Moreover, the influence of S/D
tunneling is lower in the DGSOI and the FinFET due to better
gate control minimizing SCEs.
Another parameter that shows a remarkable description of
6Fig. 5: Threshold voltage variation (∆Vth) as a function of
LG when considering S/D tunneling, GLM, and BTBT indi-
vidually, as well as simultaneously, for FDSOI (top), DGSOI
(middle), and FinFET (bottom) at low drain bias (left) and
saturation conditions (right).
Fig. 6: Subthreshold swing variation (∆SS) as a function
of LG when considering S/D tunneling, GLM, and BTBT
individually, as well as simultaneously, for FDSOI, DGSOI,
and FinFET at VDS=100mV.
the device behavior in the subthreshold regime is the sub-
threshold swing (SS). Fig. 6 shows the SS variation (∆SS) for
a simulation with S/D tunneling, GLM, and BTBT separately
as well as combined, and another without any tunneling mech-
anism for the FDSOI, DGSOI, and FinFET at VDS=100mV.
The SS has been computed as an average of SS at each gate
bias point in the subthreshold regime within a range of 200mV,
where the current approximately varies by several orders of
magnitude. As expected, ∆SS is positive due to the higher
degradation in the SS for a simulation including different
mechanisms. The main findings of this figure are quite similar
to those of ∆Vth in Fig 5: 1) S/D tunneling is the dominant
tunneling leakage progress in the subthreshold region, and 2)
this mechanism is more noticeable in FDSOI devices, than in
DGSOIs, and least visible in FinFETs.
Fig. 7 shows the ION/IOFF ratio as a function of the channel
length for each device considering a simulation without any
tunneling leakage and others with S/D tunneling, GLM, and
BTBT, separately as well as simultaneously combined. In
general, the ION/IOFF ratio provides the information about
the highest (ION) and lowest (IOFF) attainable currents of the
devices, respectively (ION=ID when VGS=VDS=1V; IOFF=ID
when VGS=0V and VDS=100mV). Notice how the FinFET
features a much higher ratio than the other devices due to its
very low IOFF [12].
In general, for the three tunneling phenomena, the ION
current does not exhibit a noticeable difference when these
mechanisms are considered because the number of particles
involved in each tunnel process is negligible compared with
the total contributing to the drain current at high biases.
Accordingly, the change in ION/IOFF ratio is caused by the
variation of IOFF.
Fig. 7: ION/IOFF as a function of LG considering a simulation
w/o any tunneling mechanism, and others with S/D tunneling,
GLM, and BTBT separately as well as combined for FDSOI
(top), DGSOI (middle), and FinFET (bottom).
Let us analyze the change in IOFF ratio for each mechanism
individually. S/D tunneling decreases the ION/IOFF ratio, be-
cause the particles located close to the potential barrier at low
gate bias have an opportunity of contributing to IOFF. When
GLM is simulated, two different scenarios arise depending
on the device. For the FDSOI, the particles that leave the
device get relevance, which leads to the reduction of IOFF
and, therefore, an increase the ION/IOFF ratio. On the other
hand, for the DGSOI and FinFET, the effect of the particles
that leave the device proves to be negligible. In consequence,
the trapped charge reduces the height of the subband profiles
7increasing the amount of carriers that contribute to the drain
current. It results on an increase of IOFF and, therefore, a
reduction of the ION/IOFF ratio. Finally, the influence of the
BTBT in this ratio is very low as expected. Due to the reduced
generation of electron-hole pairs at low biases, this mechanism
slightly increases the IOFF reducing the ION/IOFF ratio. As
a result of the above reasoning, the behavior of the ION/IOFF
ratio for the devices analyzed, including the three phenomena,
is mainly determined by the prevalent phenomenon: the S/D
tunneling.
IV. CONCLUSIONS
The aim of this paper is the implementation of S/D tun-
neling, GLM including DT and TAT, and nonlocal BTBT
phenomena in an existing MS-EMC tool for the analysis of
their separate and combined effects on ultrascaled FDSOI,
DGSOI and FinFET devices. In general, S/D tunneling is
the dominant phenomenon in the three devices due to the
particles located inside potential barrier. GLM is noticeable in
the OFF-state current degradation owing to the particles that
leave the device in the case of the FDSOI and to the trapped
charge in the gate oxide in both double gate devices. BTBT
has a negligible impact on these devices, because the injected
charge does not modify the electrostatics. Finally, the FinFET
shows lower degradation compared to the other devices due
to its larger geometrical confinement and transport effective
mass. These conclusions shed light on the impact of the main
tunneling mechanisms on the performance of ultrascaled FET
devices.
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